Latest updates for Pci-Sig

Fresh curated links around PCI-SIG are collected here so marketers can spot useful updates and turn timely ideas into posts faster.

Recent items include:

  • PCIe 8.0 Spec Draft 0.5 Released For 1TB/s Bi-Directional x16 Bandwidth
  • PCI-SIG unveils early PCIe 8.0 specification details
  • Разработка спецификаций PCIe 8.0 прошла полпути — интерфейс предложит 256 ГТ/с и до 1 Тбайт/с на слот

Post angles to try

Share the most useful takeaway for your audience.
Turn one article into a quick practical checklist.
Ask your audience how this shift affects their work.
Turn angles into scheduled posts

Fresh articles and ideas

Recent curated links from global sources. Generate one free draft from any story, then use SocialBu to schedule and refine your content calendar.

phoronix.com /3 weeks ago

PCIe 8.0 Spec Draft 0.5 Released For 1TB/s Bi-Directional x16 Bandwidth

The PCI-SIG today held a briefing around PCIe 8.0 that follows the PCIe 7.0 specification that was released to members last June...

Read source
dataconomy.com /3 weeks ago

PCI-SIG unveils early PCIe 8.0 specification details

PCI-SIG unveils the PCIe 8.0 specification delivering up to 1 TB/s bandwidth and 256 GT/s speeds, targeting next-gen data centers by 2028.

Read source
3dnews.ru /3 weeks ago

Разработка спецификаций PCIe 8.0 прошла полпути — интерфейс предложит 256 ГТ/с и до 1 Тбайт/с на слот

PCI-SIG официально представила очередную черновую версию спецификации PCIe 8.0 — за номером 0.5, что стало важным этапом в развитии интерфейса высокоскоростной передачи данных для...

Read source
pandaily.com /1 month ago

Niuxin Semiconductor Expands PCIe IP Portfolio Across Multiple Generations

Niuxin Semiconductor has built a full PCIe IP portfolio from 3.0 to 5.0, supporting applications in AI computing and data centers, with PCIe 6.0 already developed and moving toward...

Read source
allaboutcircuits.com /2 weeks ago

Rambus Introduces PCIe 7.0 Switch With Time-Division Multiplexing

The new switch IP targets AI and data center SoCs that need to move data efficiently across CPUs, GPUs, accelerators, and NVMe storage without adding more physical lanes.

Read source
go.theregister.com /1 month ago

No-Nvidia interconnect club delivers 2.0 spec before v1.0 silicon ships

UALink splits work on physical layer and protocol specs to speed things up, literally and metaphorically The UALink Consortium, a group of tech giants working on GPU networking sta...

Read source
allaboutcircuits.com /1 week ago

PCIe 7.0 Roundup: Test and Timing Tools Emerge as Ecosystem Takes Shape

To support the transition to PCIe 7.0, three companies have introduced new automated testing applications, ultra-low-jitter clock generators, and protocol analysis platforms to bri...

Read source
phoronix.com /3 weeks ago

AMD Instinct MI350P: PCIe Add-In Card For High Performance Open-Source AI/Compute

While there is the AMD Instinct MI400 series coming this year, today AMD announced an interesting and arguably overdue offering for the Instinct MI350 series: the MI350P. The AMD I...

Read source
computerra.ru /3 weeks ago

Опубликован проект нового стандарта PCIe 8.0 с пропускной способностью до 1 ТБ/с

Источник: Компьютерра - Журнал о науке и технологиях Организация PCI-SIG, отвечающая за развитие стандарта PCIe, объявила о выпуске первой полной версии проекта спецификации PCIe...

Read source
phoronix.com /1 month ago

CPPC v4 Support Being Worked On NVIDIA For The Linux ACPI Driver

Last year with the ACPI 6.6 specification release came revised Collaborative Processor Performance Control (CPPC) support for enhancing the capabilities around this standard for OS...

Read source
phoronix.com /1 month ago

Initial Linux Driver Patches For Smart Data Accelerator Interface "SDXI"

Recently sent out on the Linux kernel mailing list was the initial patches for implementing the Smart Data Accelerator Interface (SDXI) as a vendor-neutral architecture for memory-...

Read source
theregister.com /3 weeks ago

Official PCIe 8.0 draft aims for 1 TB/s data rate

Final specs due for release in 2028, so don't hold your breath for the hardware

Read source
phoronix.com /2 weeks ago

Linux 7.2 To Add Support For Switchtec PCIe Gen6 Switches

The upcoming Linux 7.2 kernel will be adding support for Microchip's Switchtec PCIe Gen6 switches...

Read source
ascii.jp /2 weeks ago

AMD、PCIe版「Instinct MI350P」発表。既存サーバーでLLMが動くエンタープライズAIの本命

米AMDは、企業内でのAI運用に最適化された最新GPU「AMD Instinct MI350P PCIe」を発表した。MI350シリーズに、汎用性の高いPCIeフォームファクターモデルが加わることになる。

Read source
finextra.com /1 day ago

US Faster Payments Council and ASC X9 form standards steering committee

The U.S. Faster Payments Council (FPC), a membership organization devoted to advancing safe, easy-to-use faster payments in the United States, and the Accredited Standards Committe...

Read source
itmedia.co.jp /3 weeks ago

Microsoftが4月度のWindows非セキュリティプレビューパッチを公開/PCI-SIGが次世代規格「PCI Express 8.0」のドラフト版を公開

うっかり見逃していたけれど、ちょっと気になる――そんなニュースを週末に“一気読み”する連載。今回は、5月3日週を中心に公開された主なニュースを一気にチェックしましょう!

Read source
phoronix.com /1 month ago

Linux's Power Sequencing PCIe M.2 Driver To Support M.2 Key-E Connectors

Merged for the Linux 7.0 kernel was a power sequencing driver for PCIe M.2 connectors as part of an effort to allow describing PCIe M.2 connectors in Device Tree files. For Linux 7...

Read source
electronicsforu.com /3 weeks ago

Dual Switches for High-Bandwidth Signal Routing

Dual high-speed switches route PCIe 6.0 and USB4 v2.0 signals, delivering up to 34 GHz bandwidth while enduring extreme industrial temperatures. Toshiba has introduced the TDS5C212...

Read source
phoronix.com /4 days ago

Pavona Aims To Provide A Certification-Ready, Open-Source Silicon Ecosystem

GlobalPlatform announced today the launch of Pavona as an open-source silicon ecosystem backed by founding members such as Meta, Qualcomm, Tenstorrent, Winbond, and the University...

Read source
electronicsforu.com /3 weeks ago

32Gbps ReDriver Targets Smart Cockpits

New four-channel automotive ReDriver improves 32Gbps signal integrity for AI-driven cockpit platforms, supporting PCIe 5.0, SAS4, and CXL while reducing jitter, power consumption,...

Read source
electronicsforu.com /3 weeks ago

Solving AI’s Hidden Receiver Validation Crisis

A new receiver test solution automates the impossible calibration at 128 GT/s. What engineers couldn’t see before is now within reach.  Keysight Technologies has introduced a new P...

Read source
phoronix.com /3 weeks ago

AMD Preps Linux For CPPC HighestFreq Feature Coming With Future ACPI Spec

An improvement on the way for the AMD P-State Linux CPU frequency scaling driver and the Linux ACPI Collaborative Processor Performance Control (CPPC) code at large is supporting a...

Read source
montrealgazette.com /3 weeks ago

Toshiba Releases 2:1 Multiplexer / 1:2 Demultiplexer Switches Supporting High-Speed Differential Signals such as PCIe® 6...

— Suitable for Industrial applications with operating temperatures up to 125°C — KAWASAKI, Japan — Toshiba Electronic Devices & Storage Corporation (“Toshiba”) has launched “ T...

Read source
theregister.com /3 weeks ago

AMD puts out new slottable GPU for AI-curious enterprises

MI350P packs 144 GB of HBM3e and up to 4.6 teraFLOPS of FP4 grunt into a dual slot card

Read source

Turn fresh research into a full content calendar

Use SocialBu to discover ideas, generate post drafts, and schedule them across your social channels.

Sources covering Pci-Sig

phoronix.com

Recent coverage from public sources
Public source

3dnews.ru

Recent coverage from public sources
Public source

ascii.jp

Recent coverage from public sources
Public source

dataconomy.com

Recent coverage from public sources
Public source

electronicsforu.com

Recent coverage from public sources
Public source

montrealgazette.com

Recent coverage from public sources
Public source